An Implementation of a Combining Network for the Nyu Ultracomputer
An Implementation of a Combining Network for the Nyu Ultracomputer
Susan Dickey
The book An Implementation of a Combining Network for the Nyu Ultracomputer was written by author Susan Dickey Here you can read free online of An Implementation of a Combining Network for the Nyu Ultracomputer book, rate and share your impressions in comments. If you don't know what to write, just answer the question: Why is An Implementation of a Combining Network for the Nyu Ultracomputer a good or bad book?
What reading level is An Implementation of a Combining Network for the Nyu Ultracomputer book?
To quickly assess the difficulty of the text, read a short excerpt:
The wait buffer inspects all responses from MM's and searches for a response to a request previously combined by the FPC. When it finds a response to such a request, it generates a second response to that request and deletes the request from its memory. The structure of the wait buffer (WB) is shown in Figure 2 and the structure of each slot in the wait buffer is shown in Figure 3. The wait buffer consists of a number of message slots. Each slot consists of two registers (called the Areg and Br...eg), compare logic, and a controller. Each register contains 37 bits consisting of 35 data bits, a data valid (DV) bit, and, for the first packet of each message, a routing (RO) bit. The registers are connected in a circular loop of length two, and shift at each cycle. The Areg receives the address packet of a message at even cycles and the data packet at odd cycles. The opposite is true for the Breg. Packets are stored in the format they are received from the WB input port with the RO bit appended to the address packet of each message.
User Reviews: